UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 4212: V1.5, V1.4 CORE Generator - Clarification on bus-naming convention in COREGEN data sheet tables and block diagrams--N, n, M & m indices

AR# 4212

V1.5, V1.4 CORE Generator - Clarification on bus-naming convention in COREGEN data sheet tables and block diagrams--N, n, M & m indices

Description

Keywords: bus, index, CORE Generator, COREGEN, Coregen, data sheet

Urgency: Standard

General Description:
This solution explains how buses are labeled in CORE Generator data sheet
block diagrams and tables.

Solution

In all of the data sheets, buses are labeled as having widths
N or M in the block diagram for the module, but in the pinout
tables, the indexes are given in terms of "n" and "m".

While not explicitly stated, the relationships between N, M, n,
and m are:

n = N-1
m = M-1
AR# 4212
Date 02/11/2001
Status Archive
Type General Article