We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
(On the PDA FIR filter, the input data width is limited to 24.)
The limitations on the input data width for these particular modules are associated with the fact that the input coefficient values are represented with VHDL integer data types. VHDL integer data types are 32-bit data types by definition, and using 32-bit data types as inputs in these applications may cause arithmetic overflow problems on the outputs during behavioral simulation.
Was this Answer Record helpful?