UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42464

Kintex-7, ChipScope Pro - IBERT (13.2 and Later) - Kintex-7 Core Limitations and Support for Early Silicon

Description

When generating a Kintex-7 GTX IBERT design using ISE13.2 software and later and targeting engineering sample (ES)silicon, certain considerations must be made to ensure the IBERT core functions properly.

Solution

The Kintex-7 GTX IBERT core has different feature support depending on the silicon revision used; the two choices are 1.0 and 1.1. It is important that the correct option be used when generating the core.

Howdo I determine what silicon version selection to choose?

Pleasesee (Xilinx Answer 37579); refer to the JTAG IDCODE section of the answer record. This section instructs how to read back the JTAG IDCODE forthe device.If your JTAG IDCODE is 0, select the 1.0 selection in the Silicon Version drop-down menu. If your JTAG IDCODE is 1 or higher, select the 1.1 selection in the Silicon Version drop-down menu.

When using ISE 13.2:

In ISE 13.2 software, only certain line rates are supported. The supported line rates are listed below:

  • CPLL supports 0.6125 - 6.5 Gb/s.
  • QPLL only works at 10.3125 Gb/s.You must select "tenGBASE-R" or"xlaui" protocols to enable this line rate.Please note that this is not within the supported range of operation for LabES (v1.0 and v1.1) or Initial ES (v1.2) silicon.This is only intended for testing purposes and is not guaranteed to work at this line rate.

When Using ISE 13.3:

In ISE 13.3 software,the Kintex-7 GTX IBERT core supports the line rate range as given in the Kintex-7 FPGA data sheet. Also, remember to refer to the Errata for the engineering sample devices.For the LabES (v1.0 and v1.1) and Initial ES (v1.2) silicon, the QPLL is limited in operation below 6.6 Gb/s. Using the IBERT core with the QPLL operating above that line rate is not guaranteed to work.

What features are available for the different Silicon Version drop-down menu selections?

Depending on the Silicon Version selected by the drop-down menu in the Kintex-7 GTX IBERT Wizard, some features might not be available. Following is a list of features that are available based on the Silicon Version drop-down option:

  • 1.0 Silicon Core Version:
    - TX optionsare available, butRX options are not available.
  • 1.1 Silicon Core Version:
    - Both TX and RX optionsare available.

When using ISE 13.4:

In ISE 13.4 software , the Kintex-7 GTX IBERT core supports the line rate range as given in the Kintex-7 data sheet. Always refer to the device errata to see any limitations the engineering sample device will have that is different from what the data sheet or users guide states.

It is very important to select the correct option in the Silicon Version drop down menu when generating the 7-series IBERT core. In ISE 13.4 software, the following options are available:

  • General ES
  • Initial ES

If the device part marking is labeled with a CES9937, the device is a Initial ES part and the "Initial ES" selection should be used for the Silicon Version drop-down menu. If the device part marking is only marked with a CES, then the device is a General ES part and the "General ES" selection should be used for the Silicon Version drop-down menu. The IBERT design for General ES and Initial ES is very different and the two are not compatible with one another. If you make the incorrect selection for the Silicon Version drop-down menu, the transceivers will not function properly in hardware.

AR# 42464
Date Created 06/29/2011
Last Updated 01/02/2013
Status Active
Type General Article
Devices
  • Kintex-7
Tools
  • ChipScope Pro - 13.2
  • ChipScope Pro - 13.3
  • ChipScope Pro - 13.4