UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42471

13.1 PlanAhead - Virtual Power/GND pins incorrectly reduce SSN Margin

Description

If I add virtual Power/Gnd pins to a bank in a design (as suggested by UG381 under Pin-Planning) to Mitigate SSO Sensitivity, the available margin actually decreases instead of increasing. Why?

Solution

The PlanAhead tool 13.1 SSN algorithm is incorrectly accounting the effect of virtual Vcc and ground pins.

This issue is fixed in PlanAhead tool 13.2.
AR# 42471
Date Created 06/04/2011
Last Updated 07/11/2011
Status Active
Type Known Issues
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
Tools
  • PlanAhead - 13.1