UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42473

13.1 PlanAhead - Timing Parameter delay name cross-probing is not available for 7 series

Description

Timing Parameter cross-probing to delay name data for7 series projects does not work in PlanAhead tool 13.1.

Solution

The characterization data sheets on the web for the 7 seriesparts were not complete at the time of the ISE Design Suite 13.1 release, so thedelay name hyperlinks for Virtex-7 and Kintex-7 FPGAs were temporarily disabled.

Issue has been resolved in PlanAhead tool 13.2.

AR# 42473
Date Created 07/11/2011
Last Updated 05/19/2012
Status Archive
Type Known Issues
Devices
  • Virtex-7
Tools
  • PlanAhead - 13.1