A case has been seen where map has corrupted the internal logic of a CLB. The case involved a FG-LUT that should have driven both a flop and the H-LUT, but the H-LUT connection was incorrectly ommitted.
Solution
This problem is fixed in the latest M1.4 Core Tools Update available on the Xilinx Download Area: