UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42594

14.x Timing - How do I include clock skew in the timing analysis when net filter is used?

Description

When I run timing analysis with the net filter option, the clock skew is not calculated for the specific path I am analyzing. How do I include clock skew in the timing analysis when net filter is used?

Solution

In order to include the clock skew in the analysis when using net filter, the full clock path needs to be included in the net analysis. If you only include the data path, the clock will not be analyzed. Every net on the clock path from PAD through clock modifying block (DCM, MMCM, PLL, BUFG etc...) should be included in the net filter for the clock skew analysis to finish correctly.
AR# 42594
Date Created 06/14/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 11.1
  • More
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less