UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42663

Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper v2.1 (AXI) - Incorrect values read from statistics registers

Description

When the Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper v2.1 is implemented with the statistics counters option, incorrect byte counts can be read for the TX and RX byte counters. Also, the counters are partially reset when an RX/TX soft reset is applied.  

Solution

In v2.1rev1 update and later versions of the Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper these issues have been resolved.  The statistics counters are now correctly incremented and the counters have been updated to only reset with the global reset. To download the rev1 update, see (Xilinx Answer 40634).

Linked Answer Records

Master Answer Records

AR# 42663
Date Created 06/17/2011
Last Updated 05/23/2014
Status Archive
Type General Article
IP
  • Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper