UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42837

13.2 ChipScope IBERT - Default line rate setting for board configuration setting is invalid

Description

This Answer Record details a known issue in 13.2 when generating a ChipScope IBERT Virtex-6 GTX core using the Board Configuration Setting for the ML605 board.

Solution


If you are generating a Virtex-6 GTX IBERT core in 13.2 with the "ml605 bank113fmchpcscm2" setting selected and targeting a -1 speed grade Virtex-6 device, the default line rate setting is set to 6.5 Gbps. This is an invalid setting for the -1 speed grade.

You need to modify the line rate to a valid setting for the -1 speed grade GTX.

This is a known issue in 13.2 and is scheduled to be fixed in 13.3.
AR# 42837
Date Created 06/24/2011
Last Updated 06/30/2011
Status Active
Type Known Issues
Devices
  • Virtex-6 LXT
Tools
  • ChipScope Pro - 13.2
IP
  • ChipScope Pro IBERT for Virtex-6 GTX