UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42841

Virtex-6 GTX IBERT - How to Enable DIFF_TERM on the System Clock in the IBERT Core

Description

When generating an IBERT core for the Virtex-6 GTX transceiver, there is no option to enable DIFF_TERM on the system clock. How do you enable DIFF_TERM with the IBERT core?

Solution

To enable the internal differential termination for the system clock used by the IBERT core:

1. Uncheck the "generate bitstream" option in the Virtex-6 GTX IBERT wizard. This generates the IBERT core without running an implementation.

2. In the example_design directory, go to: <coregen project>\<ibert core name>\ directory.

3.Open the "example_chipscope_ibert"HDL file and find the following string: "U_SYSCLOCK_IBUFDS."

4. Add the DIFF_TERM attribute setting and set this to TRUE. For IBUFDS instantiation syntax help, see the Virtex-6 Libraries Guide for HDL Designs.

5. Navigate to the "Implementation" directory of the IBERT core.

6. Run the implement.sh (for linux) or implement.bat (for windows) to implement the design.

AR# 42841
Date Created 06/30/2011
Last Updated 01/02/2013
Status Active
Type Known Issues
Devices
  • Virtex-6 LXT
  • Virtex-6 SXT
Tools
  • ChipScope Pro - 13.2