We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42956

Project Navigator - Can multiple source files be set as "Include as Global File"?


I have defined macros in several Verilog source files.

Can the source property "Include as Global File" be set on multiple files so that they can be compiled at the start?


Yes, this property can be set to include multiple files.

To Include Global Files in the Automatic Compile Order, follow the steps below:

  1. To allow the software to determine the hierarchy and compile order automatically, deselect Project > Manual Compile Order.
  2. In the Hierarchy pane of the Design panel, select a source file to include at the start of the compile order.
  3. Select Source > Source Properties.
  4. In the Design View Properties dialog box, enable "Include as a Global File" in the Compile List option.
  5. Click OK.

Note: You can repeat these steps to include multiple source files at the start of the compile order.
If you select multiple files, their relative compile order is based on the order they were added to the project.
For example, the file that was added to the project most recently is compiled first.
AR# 42956
Date 03/05/2015
Status Active
Type General Article
  • ISE Design Suite
Page Bookmarked