We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42981

13.1 MAP - "FATAL_ERROR:1::78:1.3 - Physical Synthesis Failed"


I am seeing the following MAP fatal error:

FATAL_ERROR:1::78:1.3 - Physical Synthesis Failed. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support

/opt/Xilinx/13.1/ISE_DS/ISE//lib/lin64/libXst_Core.so: error: symbol lookup error: undefined symbol: _ZN5antlr6BitSetD1Ev

How do I fix this issue?


This issue is observed when register duplication is turned on, which causes Physical Synthesis to load the XST library. 

Turning off the register duplication option results in a successful implementation.

If turning off the register_duplication (or logic_opt) does not solve the issue, check the version of the glibc library installed on the machine (for example, glibc 2.5-58.el5_6.4. )

Rolling back to glibc 2.5-58.el5_6.3 resolves the issue. 

Note: packet glibc 2.5-58.el5_6.4 was distributed on 27.05.2011 and goes with several supported versions.

You can also work around this problem by setting the environment variable as follows:

setenv LD_PRELOAD /Xilinx/13.1/ISE_DS/ISE/lib/lin64/libAntlr.so (Correct path for your installation)
AR# 42981
Date 09/11/2014
Status Active
Type Error Message
  • ISE Design Suite - 13.1