We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43319

MIG Spartan-6 MCB - Clocking and Reset


This section of the MIG Design Assistant will guide you to details on the clocking and reset for the Spartan 6 MCB. Please select from the options belowto find information related to your specific question.

Note:This Answer Record is a part of the Xilinx MIG Solution Center(Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


(Xilinx Answer 37224)- Modifying the input clock frequency

(Xilinx Answer 34934) - Sharing BUFPLL_MCBs

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
37498 MIG Design Assistant - Spartan-6 Core Functionality N/A N/A

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
34934 MIG Spartan-6 MCB - Is it possible to share PLL and BUFPLL_MCB resources in multi-controller designs? N/A N/A

Associated Answer Records

AR# 43319
Date Created 08/22/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT
  • MIG