UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43531

Virtex-6 FPGA Integrated Block for PCI Express - When I simulate a VHDL x8 Root Port, the example design does not link up until around 122 microseconds

Description

Version Found: v2.3
Version Resolved and other Known Issues: See (Xilinx Answer 45723).

When I simulate a VHDL x8 Root Port, the example design does not link up until around 122 microseconds.

Solution

Make the following changes in the 'board.vhd' file (in the generated core's functional directory).

From:

LINK_CAP_MAX_LINK_WIDTH => X"01",
LTSSM_MAX_LINK_WIDTH => X"01",
To:

LINK_CAP_MAX_LINK_WIDTH => X"08",
LTSSM_MAX_LINK_WIDTH => X"08",
This change speeds up the simulation link up time. This issue is fixed in the v2.5 core release.

Revision History
01/18/2012 - Updated; added reference to 45723
12/14/2011 - Initial Release


Note: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45723 Virtex-6 FPGA Integrated Block for PCI Express - Release Notes and Known Issues for all AXI Interface Versions N/A N/A
AR# 43531
Date Created 12/14/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )