UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43570

System Generator for DSP - Why is my performance reduced when I use the user-defined output from a basic block (e.g., AddSub, Mult, CMult)?

Description

Why does my performance seem to bereduced when I use the user-defined output from a basic block (e.g., AddSub, Mult, CMult)?

Solution

Math blocks that provide output type conversion must pipeline the converter. For example, with AddSub, there is the ability to select 'User defined' output via the Output type tab. If you select this option, and even though the latency is set to 3, this does not pipeline the converter block.

To work around this issue, use Addsub with full precision and an external converter block with pipeline.

For the System Generator for DSP Release Notes from other versions, see (Xilinx Answer 29595).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
29595 Xilinx DSP Tools, System Generator for DSP, and AccelDSP Synthesis Tool - Release Notes and Known Issues N/A N/A

Associated Answer Records

AR# 43570
Date Created 09/19/2011
Last Updated 08/03/2012
Status Active
Type Known Issues
Tools
  • System Generator for DSP