UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43592

MIG Spartan-6 MCB - Interfaces

Description

The Spartan-6 FPGA Memory Controller Block (MCB) has two User Interfaces that a customer can choose from: a native interface and an AXI interface.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

For information on the AXI Interface for MIG Spartan-6 MCB design, please see:
(Xilinx Answer 43593) - AXI Interface

For information on the Native User Interface for the MIG Spartan-6 MCB design, please see:
(Xilinx Answer 43321) - Native User Interface

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
43659 MIG Spartan-6 MCB - Controller N/A N/A
43593 MIG Spartan-6 MCB - AXI Interface N/A N/A
43321 MIG Spartan-6 MCB - User Interface N/A N/A
AR# 43592
Date Created 08/19/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
IP
  • MIG