We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43599

MIG Spartan-6 FPGA DDR2/DDR3 - Supported CORE Generator Options


This section of the MIG Design Assistant focuses on Supported CORE Generator options for Spartan-6 FPGADDR3/DDR2 designs. Below, you will find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


You can generate aSpartan-6 FPGA MCB MIG design in either VHDL or Verilog to support both XST and Synplicity for synthesis and ISIM and ModelSim for simulation.

For steps on generating a core under the supported CORE Generator options, please see the "Getting Started" sectionsin the Spartan-6 FPGA Memory Interface Solutions User Guide (UG416) and the "DDR2 and DDR3 SDRAM Memory interface Solution in the Virtex-6 FPGA Memory Interface Solutions User Guide (UG406).

If you are targeting Synplify Pro, ensure that you select Synplicity in the CORE Generator Project Options.The RTL and project files generated by MIG will be different based on this selection.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
43595 MIG Spartan-6 FPGA DDR2/DDR3 - Using CORE Generator N/A N/A
AR# 43599
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked