UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43659

MIG Spartan-6 MCB - Controller

Description

The MIG Spartan-6 MCB design includes a highly efficient Memory Controller Block.This section of the MIG Design Assistant focuses on the Memory Controller Block of the Spartan-6 designs. Please select from the below options to find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center(Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

For information on the controller signals and parameters for the MIG Spartan-6 MCB design, please see:
(Xilinx Answer 43133)- Controller Signal and Parameter Description

For information on the controller responsibilities for theMIG Spartan-6 MCBdesign, please see:
(Xilinx Answer 43441)- Controller Responsibilities

For information on the controller architecture/design, please see:
(Xilinx Answer 43586)- Controller Architecture Design

For information on the controller interfaces of theMIG Spartan-6 MCBdesign, please see:
(Xilinx Answer 43592)- Controller Interfaces

Linked Answer Records

Associated Answer Records

AR# 43659
Date Created 08/19/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
IP
  • MIG