UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43737

FIFO Generator - In Virtex-6, is Built-In FWFT mode supported?

Description

The documentation for the Virtex 6 built-in FIFO states that FWFT is not supported in common clock, synchronous mode. 

However, when I generate the FIFO Generator Core in CORE Generator the option is there to select FWFT in common clock mode. 

In FPGA Editor, the FWFT option is not enabled for the FIFO primitive.

Is FWFT really not supported in the built-in FIFOs of the Virtex 6 device?

Solution

The hard FIFO macro does not support FWFT for common clock mode. However, the FIFO Generator does.

In this case, the configuration is common clock built-in FIFO with FWFT, and FIFO generator builds the FWFT logic in the fabric.

AR# 43737
Date Created 08/22/2011
Last Updated 10/13/2016
Status Active
Type General Article
Devices
  • Virtex-6Q
  • Virtex-6QL
  • Virtex-6 CXT
  • More
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-6 LX
  • Less
IP
  • FIFO Generator