We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43840

13.2 EDK - How can I add AXI_EMC to the MicroBlaze processor cache region?


In the Base System Builder (BSB) wizard, the external SRAM or Flash is not cached by default. How can I add peripherals such as the AXI_EMC to the MicroBlaze processor cache region?


To add the AXI_EMC to the MicroBlaze processor cache region:

  1. Connect the axi bus of AXI_EMC to the MicroBlaze processor M_AXI_IC and/or M_AXI_DC interface connections.
  2. Set the MicroBlaze processor cache address to cover the AXI_EMC address range:
    MicroBlaze -> Configure IP -> Advanced -> Cache -> Instruction Cache and Data Cache's Base Address and High Address

Note: The MicroBlaze processor cacheable address range can only be the power of two.

If you need to cache other external memories, make sure that the address of these peripherals is continual as well and that it fits into the MicroBlaze processor cacheable address range.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
39844 13.1 EDK - How do I disconnect my AXI cache lines? N/A N/A
AR# 43840
Date 12/15/2012
Status Active
Type General Article
  • EDK - 13.2
Page Bookmarked