UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43855

LogiCORE IP Triple-Rate Serial Digital Interface (SDI) - Does the Triple-Rate SDI core offer Timing Reference Signal (TRS) error detection?

Description

Does the Triple-Rate SDI core offerTiming Reference Signal (TRS) error detection?

Solution

There is no specificTiming Reference Signal (TRS) error detection performed in the Triple-Rate SDI core.The Triple-Rate SDI core does offer CRC error detection, which covers entire lines andis sufficient for most applications.

If TRS error detectionis needed, the source code is available, and you can add this functionality.

Please see (Xilinx Answer 40473) for a detailed list of LogiCORE IP Triple Rate SDI Release Notes and Known Issues.
Please see (Xilinx Answer 42805) for a detailed list of LogiCORE IPSpartan-6FPGA Triple-Rate SDI Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
42805 LogiCORE IP Spartan-6 FPGA Triple-Rate SDI (Serial Digital Interface) - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
42805 LogiCORE IP Spartan-6 FPGA Triple-Rate SDI (Serial Digital Interface) - Release Notes and Known Issues N/A N/A
AR# 43855
Date Created 08/29/2011
Last Updated 12/15/2012
Status Active
Type General Article