UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44168

12.4 DRC - Importing Partitions yields "ERROR:PhysDesignRules" on MMCM (CLKIN1_PERIOD, BANDWIDTH) or Other Components

Description


When importing partitions, physical DRC errors are issued. An example of these errors is as follows:

"ERROR:PhysDesignRules - The calculated CLKIN1_PERIOD frequency/DIVCLK_DIVIDE value of 100.000000 for MMCM_ADV instance u_MMCM_ADV is less than the allowed lower limit of 135.0 MHz, when BANDWIDTH is HIGH or OPTIMIZED. Change BANDWIDTH to LOW to correct this problem. ERROR:Pack:1642 - Errors in physical DRC."

Solution

Importing partitions from one release of software to another can result in DRC errors. To avoid these errors, you might need to re-implement the partitions in the current version of software.
AR# 44168
Date Created 09/19/2011
Last Updated 09/26/2011
Status Active
Type Known Issues
Tools
  • PlanAhead - 12.4
  • PlanAhead - 13.0
  • PlanAhead - 13.1
  • More
  • PlanAhead - 13.2
  • PlanAhead - 13.3
  • PlanAhead - 11.1
  • PlanAhead - 11.2
  • PlanAhead - 12.1
  • PlanAhead - 12.2
  • PlanAhead - 12.3
  • Less