UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44211

AXI Bridge for PCI Express - MSI interrupts only supports a single vector

Description

Known Restriction: v1.00a, v1.01a

The AXI Memory Mapped Bridge for PCI Express Core does not support multi-vector Message Signaled Interrupts (MSI).

Solution

TheAXI Memory Mapped Bridge for PCI Express is being evaluated for future support of multi-vector MSI Interrupt. Currently, there is no work-around to implement multi-vector MSI.

Revision History
11/21/2011 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 44211
Date Created 11/22/2011
Last Updated 05/22/2012
Status Active
Type Known Issues
IP
  • AXI PCI Express (PCIe)