UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44363

PlanAhead - Passing I/O port data from CORE Generator to PlanAhead

Description

Is there a way to move the pin location data from the CORE Generator output into PlanAhead?

Solution

There is no 'automated' way to move the pin location data from the CORE Generator output into PlanAhead.  

However, this can be accomplished by following the steps below.

Flow to Import I/O Port Information

  1. Create an RTL project in PA and Import the .prj file generated by CORE Generator.
     
  2. Add the UCF file for the CORE Generator component to the PA project.
     
  3. Select 'Open RTL Design'
    The design will now elaborate.
     
  4. Go to the I/O ports view.
     
  5. Run File --> Export --> I/O Ports...
     
  6. In the generated .csv file, trim all of the ports present which do not have a location assigned to them.
    These are only internal nets.
     
  7. Now import this edited .csv file back into your PA project.
AR# 44363
Date Created 09/30/2011
Last Updated 11/27/2014
Status Active
Type General Article
Tools
  • PlanAhead