UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44392

LogiCORE IP XAUI v10.1, Kintex-7/Virtex-7 - GTRXRESET pin must be asserted until the PLL has locked

Description

If you are implementing LogiCORE IP XAUI v10.1 on Kintex-7 or Virtex-7, the GTRXRESET pin must be asserted until the PLL has locked.

Solution

You must modify the default example design generated by the CORE Generator in the ISE Design Suite 13.2 to make sure that the GTRXRESET pin is asserted until the PLL has locked as follows:

In the *_block.vhd file:

Replace:
mgt_rx_reset <= cbm_rx_reset or reset156;

With:
mgt_rx_reset <= cbm_rx_reset or reset156 or (not mgt_plllocked);

In the *_block.v file:

Replace:
assign mgt_rx_reset = cbm_rx_reset || reset156;

With:
assign mgt_rx_reset = cbm_rx_reset || reset156 || ~mgt_plllocked;

AR# 44392
Date Created 10/10/2011
Last Updated 05/19/2012
Status Archive
Type Known Issues
IP
  • XAUI