We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44461

LogiCORE IP Serial RapidIO Gen2 v1.2 - Port Might Not Initialize Correctly when a cfg write Causes the Port to Reintialize


When a cfg write causes the port to reinitialize, the Silence/Discovery Timer does not reset. Due to this issue, the port might not initialize correctly because it does nothave enough time to gain sync and/or alignment or to select an idle properly. The issue can also happen on the assertion of the force_reinit signal.


This is a known issue. There is currently no workaround, other than to do a hard reset. This will be fixed in the v1.3 release of the core.

Revision History:
26/10/2011 - Initial Release

AR# 44461
Date 05/19/2012
Status Archive
Type Known Issues
  • Serial RapidIO
Page Bookmarked