UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44489

Virtex-6 FPGA GTX Transceiver Wizard v1.11 - Known Issues and Release Notes

Description

This Answer Record contains the release notes and known issues for the Virtex-6 GTX Transceiver Wizard v1.11 released with ISE 13.3 software.

Solution

Introduction

For installation instructions for this release, please go to:
www.xilinx.com/ipcenter/coregen/ip_update_install_instructions.htm

For system requirements:
www.xilinx.com/ipcenter/coregen/ip_update_system_requirements.htm
This file contains release notes for the Xilinx LogiCORE IP Virtex-6 FPGA GTX Transceiver Wizard v1.11 solution.

For the latest core updates, see the product page at:
http://www.xilinx.com/content/xilinx/en/products/intellectual-property/v6_fpga_gtx_transceiver_wizard.html

New Features

  • ISE 13.3 software support
  • Auto Upgrade Support has been added. Older versions of the core, for example, 1.4, 1.5, 1.6, 1.7, 1.8, 1.9, and 1.10 can be upgraded to 1.11.

Supported Devices

The following device families are supported by the core for this release.

  • Virtex-6 XC CXT/LXT/SXT/HXT
  • Virtex-6 XQ LXT/SXT
  • Virtex-6 -1L XC LXT/SXT
  • Virtex-6 -1L XQ LXT/SXT

Resolved Issues

-CR 609585 - Implemented AR # 39430 (Clocking Use models for Buffer bypass)

Known Issues

The most recent information, including known issues, workarounds, and resolutions for this version is provided in the IP Release Notes Guide.

Technical Support

To obtain technical support, create a WebCase at www.xilinx.com/support. Questions are routed to a team with expertise using this product.

Xilinx provides technical support for use of this product when used according to the guidelines described in the core documentation, and cannot guarantee timing, functionality, or support of this product for designs that do not follow specified guidelines.

Additional Information

  • Fiber Channel 1G, 2G, 4G, OC48, SATA-I and SATA-II protocol files are not tested for compliance
  • For SATA-II protocol, set TX/RXPLL_DIVSEL_FB=2, TX/RXPLL_DIVSEL_REF=2, TX/RXPLL_DIVSEL_OUT=1
  • The transceiver attributes of v1.11 version of this core support 2.01 silicon revision

Core Release History

Date By Version Description
================================================================================
10/26/2011 Xilinx, Inc 1.11 ISE 13.3 support
06/22/2011 Xilinx, Inc 1.10 ISE 13.2 support
03/01/2011 Xilinx, Inc 1.9 ISE 13.1 support
12/14/2010 Xilinx, Inc. 1.8 ISE 12.4 support
09/21/2010 Xilinx, Inc. 1.7 ISE 12.3 support
07/23/2010 Xilinx, Inc. 1.6 ISE 12.2 support
04/19/2010 Xilinx, Inc. 1.5 ISE 12.1 support
12/02/2009 Xilinx, Inc. 1.4 ISE 11.4 support
09/16/2009 Xilinx, Inc. 1.3 ISE 11.3 support
06/24/2009 Xilinx, Inc. 1.2 ISE 11.2 support
04/24/2009 Xilinx, Inc. 1.1 ISE 11.1 support
================================================================================

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
33475 Virtex-6 FPGA GTX Transceiver - Known Issues and Answer Record List N/A N/A
AR# 44489
Date Created 10/12/2011
Last Updated 11/10/2014
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • Virtex-6 FPGA GTX Transceiver Wizard