We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 44509: ISE - How to preserve the routing result of a previous run?
ISE - How to preserve the routing result of a previous run?
Is there any way to preserve the routing result of an implementation run?
The following are some possible solutions:.
Use Directed Routing Constraints in FPGA Editor to lock down the routing for selected nets.
Use the Design Preservation Flow in PlanAhead. Set a module as partition and its preservation level as routing, so that the implementation result of this module can be preserved when this partition is imported.