We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44703

13.3 EDK, AXI_XADC - ADC B conversion returns '0' for channels VCCAUX9 (channel 25) and VCCAUX15 (channel 31) in simultaneous sampling mode


In simulations of the axi_xadc_v1_00_a core, ADC B conversion returns '0' for channels VCCAUX9 (channel 25) and VCCAUX15 (channel 31) when in simultaneous sampling mode.


This is caused by an issue in the XADC simulation model. It does not reflect hardware operation.

This issue is scheduled to be fixed in EDK 13.4.

AR# 44703
Date 05/26/2014
Status Archive
Type General Article
  • EDK - 13.3
Page Bookmarked