We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44747

14.7 Virtex-6 Place - ERROR:Place:907 - Placer failed to find a location for a regional clock load.


My design is failing with the following error:

ERROR:Place:907 - Placer failed to find a location for a regional clock load. It is partially caused by user constraint on following component group: COMP: "RX_CHAN[1].rx_channel_1/rx_auto_gate_1/Mmux_CLKSEL_OUT1" COMP: "RX_CHAN[1].rx_channel_1/rx_auto_gate_1/Mmux_CLKSEL_OUT1" COMP: "RX_CHAN[1].rx_channel_1/rx_auto_gate_1/Mmux_CLKSEL_OUT1" COMP: "RX_CHAN[1].rx_channel_1/rx_auto_gate_1/Mmux_CLKSEL_OUT1" To debug your design with partially routed design, please try to allow map/placer to finish the execution (by setting environment variable XIL_PAR_DEBUG_IOCLKPLACER to 1).

When I set the variable mentioned in the error message, the design runs successfully with no routing issues.

Why does this error occur?


The Slice component that is mentioned in the error message multiple times contains LUTs that have three different BUFR nets as inputs. 

The three BUFRs are LOC'd to three consecutive clock regions.

Although the clock placer was unable to find a solution, the slice component can be legally placed in the middle clock region of the three.

As this is a low frequency use case, this will remain a limitation in ISE Design Suite.

In the meantime, the work around is to override the error with the XIL_PAR_DEBUG_IOCLKPLACER variable.

For general information about setting ISE environment variables, see (Xilinx Answer 11630).


AR# 44747
Date 03/02/2015
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-6Q
  • Virtex-6QL
  • Less
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • ISE Design Suite - 14.5
  • ISE Design Suite - 14.6
  • ISE Design Suite - 14.7
  • Less
Page Bookmarked