We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44801

Virtex-6, 13.3, GTX IBERT - Right side GTX transceivers do not link


For the Virtex-6 GTX IBERT core in the ISE Design Suite 13.3, there is a known issue thatcan cause the right side GTX transceivers to not link.


If the CORE Generatorproject options are set to Verilogwhenyou generate the Virtex-6 GTX IBERT core, the right side GTX transceivers will not work.This issue is due to refclk signals on the right side transceivers that are not declared in the VerilogHDL code.

To work around this issue, change the CORE Generator project options to VHDL for the programming language and regenerate the IBERT core.

This is a known issue that affects the Virtex-6 GTX IBERT core in ISE Design Suite13.3 and will be fixed in the ISE Design Suite13.4 release.

AR# 44801
Date 05/19/2012
Status Active
Type Known Issues
Devices More Less
Page Bookmarked