UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44879

Kintex-7, 13.3, GTX IBERT - "ERROR:sim - Failed to generate ASY schematic symbol"

Description

When generating a Kintex-7 GTX IBERT core using ISE 13.3, you might see an error message occur when the IBERT design is implemented. An example error message is as follows:

"ERROR:sim - Failed to generate ASY schematic symbol."

Solution

This is a known issue in ISE 13.3. This does not affect the bit file creation for the IBERT core.You can safely ignore the error message.Alternatively, you can prevent the error message from occurring if the "Create Schematic Symbol" option remains unchecked in the CORE Generator (CoreGen) project options.

This issue will be fixed in ISE Design Suite13.4.

AR# 44879
Date Created 11/07/2011
Last Updated 01/02/2013
Status Active
Type Known Issues
Devices
  • Kintex-7
Tools
  • ChipScope Pro - 13.3