Using the Xilinx Alliance Series 1.5 Design Manager I am going to be going into Mentor's QuickHDL simulator. What Simulation Program Template Option do I choose in order to provide the proper VHDL netlist to QuickHDL?
Solution
In the Xilinx Alliance Series 1.5 Design Manager you can use on of two choices in the Simulation Program Option Template: