UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable Intelligence
  2. Support
  3. AR# 45056: LogiCORE IP Serial RapidIO Gen2 v1.2 - Idle_selected signal is Hi-Z in simulation

AR# 45056

LogiCORE IP Serial RapidIO Gen2 v1.2 - Idle_selected signal is Hi-Z in simulation

Description

When I simulateLogiCORE IP Serial RapidIO Gen2 v1.2 example design, the signal "idle_selected" is Hi-Z.

Solution

This is a known issue that is to be fixed in v1.3 release of the core.

Revision History

1/9/2012- Initial release

AR# 45056
Date 05/19/2012
Status Archive
Type Known Issues
IP
  • Serial RapidIO

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked