We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45123

13.3 ChipScope GTX IBERT - The RXDFELPMRESET_TIME is set incorrectly for Kintex-7 and Virtex-7 devices


When I generate a GTX IBERT Core for Kintex-7 or Virtex-7 devices in 13.3, the RXDFELPMRESET_TIME is set to an incorrect value.


This is a known issue in version 13.3 of the ISE design tools. This value needs to be changed for far end loopback to work properly in an asynchronous interface. 

This setting can be changed using the DRP interface built into the IBERT Core. Click on the "DRP Settings" tab and look for the RXDFELPMRESET_TIME setting. The value should be changed to 0x0F.

This issue only affects the Virtex-7 and Kintex-7 FPGA GTX IBERT Core in the ISE 13.3 tools and is scheduled to be fixed in 13.4.

AR# 45123
Date 05/26/2014
Status Archive
Type Known Issues
  • Virtex-7
  • Kintex-7
  • ChipScope Pro - 13.3
Page Bookmarked