UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 45240: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.1 - The GUI does not indicate the correct width of the status vector

AR# 45240

LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.1 - The GUI does not indicate the correct width of the status vector

Description

The GUI released with LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.1 in ISE Design Suite 13.1, 13.2 and 13.3 indicates the width of the status vector to be five bits, whereas the associated documentation says 16 bits. Which is correct?

Solution

LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.1 has a 16-bit wide status vector and the generated core reflects this as well. It is an issue with the visual representation in the Coregen wizard and will be fixed in future release of the core.
AR# 45240
Date 12/13/2011
Status Active
Type Known Issues
IP
  • Ethernet 1000BASE-X PCS/PMA or SGMII