We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45619

13.3-FIR Compiler 6.3, Why do DSP48A resource use and the maximum bit width increase for an Interpolation filter compared to a decimation filter.


Why does interpolation FIR consume more resources than Decimation FIR when FIR filter configuration is the same? (i.e. data width,  coefficients size , rate change).


In a poly phase interpolation filter an extra DSP slice is required to exploit the Symmetric Structure of coefficients and to implement the recombination of phases.

Resource consumption depends on many factorsincluding coefficient structure.

As a workaround you can select "Non Symmetric" instead of "inferred" for the structure of coefficients on the third page of the GUI.

AR# 45619
Date 09/09/2014
Status Active
Type General Article
  • Spartan-6 LX
  • ISE Design Suite - 13.3
  • FIR Compiler
Page Bookmarked