All existing 7 Series MIG DDR3 or DDR2 designs need to be evaluated based on new MIG pin-out rules for the CKE and ODT signals.Previously, there were very few restrictions on the placement of these two signals.However, recently completed analysis shows possible timing issues (setup and hold violations) with the CKE and ODT implementation used by MIG in 13.3 and prior releases. A new CKE and ODT implementation where the signals are treated identically to the remaining Address/Control signals is required to remove timing issues. This new implementation prevents certain CKE and ODT pin assignments that were allowed by MIG in 13.3 and prior releases.
For many DDR3/DDR2 interface configurations generated by prior versions of MIG, the default pin assignments were already in compliance with the new pin-out rules. However, MIG was not checking against the new rules and might have violated them in some cases, so it is important to verify all existing designs. Existing designs found to be violating the new rules will require a board spin.
New CKE and ODT rules
If you have any questions regarding the new rules, or require assistance in verifying compliance of an existing pin-out, please open a WebCaseand attach the UCF file and "mig.prj" for analysis.
Action Required
The ISE 13.4 softwarerelease of MIG will incorporate the new rules and RTL code for CKE and ODT.All existing MIG designs MUST upgrade to 13.4 to ensure compliance to the new pin-out rules and to receive the new RTL code that eliminates the possible timing issues.Note thatthe timing issues are related to the ODT/CKE implementation in MIG in 13.3 and prior releases. Therefore, regardless of whether a pin-out violates or adheres to the new CKE/ODT rules, updated RTL code is required. Additionally, all new designs should be implemented with the 13.4 or later release. ISE Design Suite 13.4 will be available on January 18, 2012.
NOTE: This answer record is replacing a previous Design Advisory (Answer Record 41351) on CKE and ODT Pin Placement Guidelines. Answer Record 41351 has been obsoleted.
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
33566 | Design Advisory Master Answer Record for Programmable Logic Based External Memory Interface Solutions for Virtex-6, Spartan-6, all 7 Series Devices, and all UltraScale based Devices | N/A | N/A |
46227 | MIG 7 Series Solution Center - Top Issues | N/A | N/A |
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
45588 | MIG 7 Series DDR3/DDR2 - Validating Pin Selection fails on CKE and ODT placement | N/A | N/A |
45195 | MIG 7 Series - Release Notes and Known Issues for All ISE versions and Vivado 2012.4 and older tool versions | N/A | N/A |
42944 | Design Advisory Master Answer Record for Virtex-7 FPGA | N/A | N/A |
33566 | Design Advisory Master Answer Record for Programmable Logic Based External Memory Interface Solutions for Virtex-6, Spartan-6, all 7 Series Devices, and all UltraScale based Devices | N/A | N/A |
AR# 45633 | |
---|---|
Date | 08/02/2012 |
Status | Active |
Type | Design Advisory |
Devices | |
IP |