AR# 45711


LogiCORE IP QSGMII - Release Notes and Known Issues for 1.x


This answer record contains the Release Notes for the LogiCORE IP QSGMII, first released in the ISE 13.4 design tools, and includes the following:

  • New Features
  • Supported Devices
  • Resolved Issues
  • Known Issues

For installation instructions, general CORE Generator tool known issues, and design tools requirements, see the IP Release Notes Guide.

For LogiCORE IP QSGMII v2.0 and later Release Notes, see (Xilinx Answer 54668).


Key Features

  • Designed to Cisco's proprietary QSGMII specification, version 1.2
  • Implements 4 lanes of 10/100/1000 Mb/s channels
  • IEEE 802.3-2008 Clause 36 implementation of PCS (Physical Coding Sublayer) for encapsulation, line encoding, and link synchronization
  • Available at no charge in the CORE Generator tool
  • Supports internal or external GMII for interfacing to a MAC or customer logic
  • Integrated with the Xilinx 7 Series embedded transceivers
  • Available in VHDL or Verilog netlist simulation model

New Features for latest v1.4 core

  • ISE 14.3 tool support
  • Vivado 2012.3 tool support
  • Zynq-7000 SoC support

Supported Devices for latest v1.4 core

  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000

NOTE: For the previous version "New Features" and "Supported Devices", see the readme.txt or version information file available with the generated core.

Known Issues

This table correlates the core version to the first ISE or Vivado design tools release version in which it was included.

Core Version ISE VersionVivado Version
v1.5ISE 14.5N/A
v1.4ISE 14.32012.3
v1.3ISE 14.22012.2
v1.2ISE 14.12012.1
v1.1ISE 13.4NA


The following table provides known issues for the 7 Series Integrated Block for PCI Express.

NOTE: The "Version Found" column lists the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Answer Record
Version Found
Version Resolved
(Xilinx Answer 58108)Update to RX termination for 7 Series GTHv1.4Work-around in answer record
NAUpdates to 7 Series GTP/GTX/GTH Transceiver wrapper files for production support v1.4v1.5
(Xilinx Answer 47513)Vivado 2012.1 - ERROR PhysDesignRules:1259
(Xilinx Answer 47510)Vivado 2012.1 - CRITICAL WARNING messages seen in example design
(Xilinx Answer 47666)Vivado 2012.1 - Guidance for Simulating Ethernet IP coresv1.2NA


Linked Answer Records

Child Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
47513 QSGMII v1.2 (Vivado 2012.1) - "PhysDesignRules:1259 - IOB comp is not compatible with the bank specified" N/A N/A
AR# 45711
Date 06/14/2018
Status Active
Type Release Notes
People Also Viewed