UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 45990: RTL Technology Viewer - Bus indexes are always shown with parenthesis

AR# 45990

RTL Technology Viewer - Bus indexes are always shown with parenthesis

Description

I can alter the generated bus delimiter for signals output in an NGC file using thebus_delimiter option of XST. However, in the Technology View schematic, the signal names are always shown with parenthesis.

For example, if the bus delimiter option is set to angle brackets, the NGC might have nets similar to "19:OUTPUT:out1<18:0>", but the Technology Viewer schematic will show the net as "out1(18:0)".

Solution

The RTL/Technology viewers are built based on the ISE Schematic Capture code base. This parenthesis notation is a product of the Schematic Capture representation of a bus. Although a bus is represented in the Technology view with parenthesis, the bus_delimiter option is properly passed and used by XST synthesis.
AR# 45990
Date 12/15/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 13.1