You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
FIFO Generator - Built-In FIFO is not supported in Spartan architectures, only in Virtex architectures
When using Spartan-6 architectures, it is not possible to use Built-In FIFO implementation in the FIFO Generator GUI.
The feature is grayed out.
This option is available for all Virtex families but not for Spartan-6, why is this the case?
This is because Spartan-6 does not have a built-in FIFO primitive.
It is only available on Virtex-4, Virtex-5 and Virtex-6.
This information is contained in the Datasheet for the core.
Was this Answer Record helpful?
- Spartan-6 LX
- Spartan-6 LXT