UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46616

13.4 Virtex-6 GTH IBERT - Core does not meeting timing

Description

If I generate a Virtex-6 FPGAGTH IBERT design in 13.4, implementation fails due to timing issues.

Solution

This is a known issue in 13.4 for the Virtex-6 GTH IBERT core.The XST synthesis max fanout is set to 2 for generating theIBERT core which causes the tools to replicate resources, makingit difficult for the tools to meet timing with the core.This issue will be fixed in ISE Design Suite 14.1.

To work around this issue, edit the tcl file (custom_targets.tcl) located at the directory below. Remove line 97"setXSTOption max_fanout2," save, exit, and re-generate the IBERT core (note that you should close Xilinx software tools prior to changing the tcl script).

<Install_location>\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gth_v2_03_a\tooldata\coregen\generation

If the IBERT core still does not meet timing, refer to (Xilinx Answer 44849) for some recommendations that you can try to help the core meet timing.

AR# 46616
Date Created 03/06/2012
Last Updated 05/19/2012
Status Active
Type Known Issues
Devices
  • Virtex-6 HXT
Tools
  • ChipScope Pro - 13.4
IP
  • ChipScope Pro IBERT for Virtex-6 GTH