We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46723

Zynq-7000 AP SoC - Can I swap PS DDR DQ pins for board design?


Can I swap DQ pins for the memory controller, or are they fixed?


UG933 contains the following information:

"Byte and bit swapping is allowed to facilitate PCB routing, except for LPDDR2, which specifically forbids swapping. When swapping bits, keep all bits within the same byte group."

What this means is that pin numbers can be swapped between Zynq and the SDRAM within a byte, or entire byte groups can be switched. 

Since these pins are fixed on Zynq there is nothing you can do to swap these within Zynq or Vivado.

Instead, you would need to physically route different numbered pins together on the board.

For example, this could be done in cases where routing is much easier if DDR3 pins DQ[2] and DQ[7] could be switched. 

Since this is allowed, it is possible to route pin DQ[2] from Zynq to DQ[7] of the memory and vice versa. 

Since data will be returned the same way it was sent out of the Zynq PHY interface, physically swapping data lines between Zynq and memory will have no net effect on the data.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
53051 Zynq-7000 AP SoC - PS DDR Controller N/A N/A
AR# 46723
Date 10/24/2014
Status Active
Type General Article
  • Zynq-7000