UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 46740: Spartan-6 FPGA Design Assistant - Designing block RAM in Spartan-6 FPGAs

AR# 46740

Spartan-6 FPGA Design Assistant - Designing block RAM in Spartan-6 FPGAs

Description

This Answer Record provides information on how to use the block RAM in the Spartan-6 FPGA fabric.

NOTE: This Answer Record is part of the XilinxSpartan-6 FPGA Solution Center (Xilinx Answer 44744).The XilinxSpartan-6 FPGASolution Center is available to address all questions related toSpartan-6 devices.Whether you are starting a new design withSpartan-6 FPGA or troubleshooting a problem, use theSpartan-6 FPGA Solution Center to guide you to the right information.

Solution

The built-in block RAM primitive in the Spartan-6 FPGA can be used to implement RAMs, ROMs, and FIFO blocks for a design.The block RAMis optimized for performance and allows you to implementa RAM, ROM, or FIFO block in a design without requiring large amounts of fabric resources from slice logic.

The Spartan-6 FPGABlock RAM ResourcesUser Guide (UG383)provides additional details on the block RAM. It is recommended that you read through the user guide to familiarize yourself with its use and howit can be used in your design:
http://www.xilinx.com/support/documentation/user_guides/ug383.pdf

In addition, the following Answer Recordsare useful in providing details on different ways to implement block RAM blocks in your code:
(Xilinx Answer 46748) - How to infer the use of Block RAM primitive in your HDL code
(Xilinx Answer 46747) - Using block RAM CORE Generator and to setup the block for use in HDL code

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44744 Spartan-6 FPGA Solution Center N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
46748 Spartan-6 FPGA Design Assistant - How to infer the use of block RAM and FIFO primitives in your HDL code N/A N/A
46747 Spartan-6 FPGA Design Assistant - Using block RAM CORE Generator and FIFO CORE Generator to setup the blocks for use in HDL code N/A N/A
46739 Spartan-6 FPGA Design Assistant - Designing for a Spartan-6 FPGA N/A N/A
AR# 46740
Date 12/15/2012
Status Active
Type General Article
Devices
Page Bookmarked