UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 46744: Spartan-6 FPGA Design Assistant - Designing clocking structures in Spartan-6 FPGAs

AR# 46744

Spartan-6 FPGA Design Assistant - Designing clocking structures in Spartan-6 FPGAs

Description

The Spartan-6 clocking structure is made up of CMT tileseach containing twoDigital Clock Managers (DCMs) andone Phase Locked Loop (PLL). There are also different buffer types for routing clocks throughout the device. This Answer Record contains information on designing clocking structures for Spartan-6 FPGAs.

NOTE: This Answer Record is part of the XilinxSpartan-6 FPGA Solution Center (Xilinx Answer 44744).The XilinxSpartan-6 FPGASolution Center is available to address all questions related toSpartan-6 devices.Whether you are starting a new design withSpartan-6 FPGA or troubleshooting a problem, use theSpartan-6 FPGA Solution Center to guide you to the right information.

Solution

PLL
ThePhase Locked Loop(PLL) available in the Spartan-6 device family allows you to perform the following:
  • Clock Frequency Synthesis
  • Phase Alignment/Phase Shifting
  • Cleaning up a noisy clock (jitter filter)

DCM

The Digital Clock Managers (DCMs) in Spartan-6 provide advanced clocking capabilities including the following:

  • Eliminate input clock skew
  • Phase shift clock outputs
  • Multiply and divide the input clock to synthesize a new clock frequency

When using thePLL or DCMin your design, Xilinx recommends that you use the Clocking Wizard, available in the CORE Generator software, to help you generate yourPLL or DCMbased on your needs using an easy to use Wizard.For more information about this Wizard, including how to access the Clocking Wizard,see (Xilinx Answer 46749).

Clock Buffers
Spartan-6 provides multipleoptions for buffers that you can use inside your device depending on application. Some are specialized for I/O interfaces, while others are better suited for global clock distribution inside of the FPGA.For additional information on the types of buffers available in the Spartan-6 family, refer to (Xilinx Answer 46750).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44744 Spartan-6 FPGA Solution Center N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
46749 Spartan-6 FPGA Design Assistant - Information about the Clocking Wizard N/A N/A
46739 Spartan-6 FPGA Design Assistant - Designing for a Spartan-6 FPGA N/A N/A
46750 Spartan-6 FPGA Design Assistant - Details on using different clocking buffers N/A N/A
AR# 46744
Date 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked