UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 46768: 13.3, 13.4, 14.1 Spartan-6 GTP IBERT - The line rate shows an incorrect rate when running at 2.5 Gbps

AR# 46768

13.3, 13.4, 14.1 Spartan-6 GTP IBERT - The line rate shows an incorrect rate when running at 2.5 Gbps

Description

There is a known issue with the Spartan-6 FPGA GTP IBERT core in 13.3, 13.4, and 14.1.This answer recorddiscusses the issue in detail.

Solution

The Spartan-6 FPGA GTP IBERT core in 13.3, 13.4, and 14.1does not show the correct line rate when the transceiver is set to 2.5 Gbps. Instead, the IBERT core shows a line rate of 2.042 Gbps. This should not cause an issue with evaluating the transceivers in the Spartan-6 device, since it is actually running at 2.5G. This only affects the link status rate shown in the interface. This issue is to be addressed in version 14.2 of the tools.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47769 14.x ChipScope Pro and 2012.x Vivado Debug - Known Issues for the 14.x ChipScope Pro and 2012.x Vivado Debug tools N/A N/A
AR# 46768
Date 05/20/2012
Status Active
Type Known Issues
Devices
  • Spartan-6 LXT
Tools
  • ChipScope Pro - 13.3
  • ChipScope Pro - 13.4
  • ChipScope Pro - 14.1
IP
  • ChipScope Pro IBERT for Spartan-6 GTP