UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 46794

Spartan-6 FPGA Design Assistant - Board Level Considerations

Description

This section of the Spartan-6 FPGA Design Assistant focuses on getting started with the Spartan-6 FPGA. Select from the options below to find information related to your specific question.

Note: This Answer Record is part of the Xilinx Spartan-6 FPGA Solution Center (Xilinx Answer 44744)

The Xilinx Spartan-6 FPGA Solution Center is available to address all questions related to Spartan-6 devices.

Whether you are starting a new design with Spartan-6 FPGA or troubleshooting a problem, use the Spartan-6 FPGA Solution Center to guide you to the right information.

Solution

Power

For information on power estimation, optimization, and system design, see the Power Solutions page: https://www.xilinx.com/products/technology/power.html

Configuration

For information on configuration solutions and debugging, see (Xilinx Answer 37249) Configuration Solutions Center .

Signal Integrity

For Signal Integrity considerations and information, see the Signal Integrity page: https://www.xilinx.com/products/technology/signal-integrity.html

Packaging

For packaging requirements, see the Spartan-6 FPGA Packaging and Pinout Specifications (UG385): http://www.xilinx.com/support/documentation/user_guides/ug385.pdf

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44744 Spartan-6 FPGA Solution Center N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
46764 Spartan-6 FPGA Solution Center - Design Assistant N/A N/A
AR# 46794
Date 08/03/2017
Status Active
Type General Article
Devices
  • Spartan-6