We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46842

XST - Is there a way to compare NGC files?


I have two NGC files generated from two Synthesis runs.

Is there a way to compare the two NGC files to verify if the Synthesis results are the same or not?


The NGC files are in ASCII, non-readable format and as a result cannot be compared directly for verification purposes. 

However, the NGC files can be compared in the following ways:

1. Convert the NGC file to a simulation model .v|.vhd file and then compare the Verilog/VHDL simulation models.

    The simulation model can be generated in the following ways.

  • Run "Generate Post-Synthesis Simulation Model" in the GUI.
  • Run the below "netgen" command in the Tcl Console in the GUI or in a command line prompt:
netgen -w -sim -ofmt vhdl|verilog <name>.ngc <name>_synthesis.vhd |<name>_synthesis.v

2. Convert from NGC to EDIF and compare the EDIF files. 

    To generate the EDIF file:

  • Run the below "ngc2edif" command in the Tcl Console in the GUI or in a command line prompt:
ngc2edif -w <name>.ngc <name>.edif
AR# 46842
Date 01/27/2015
Status Active
Type General Article
  • Vivado Design Suite
Page Bookmarked