UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47021

Sysgen - What is the endianness of gateway in/out blocks?

Description

What is the endianness of gateway in/out blocks in Sysgen?


For example, if I have a 32-bit wide gateway out, the generated code is a standard_logic_vector(31 downto 0). 

So which is the most significant bit of the actual data?

Solution

It is important to draw a distinction between endianness and bit indexing.

Endianness refers to the byte addressing of a particular word.

You probably do not need to know the endianness of the data (in the strict sense of the word), as this is somewhat arbitrary without proper context.

Instead it is useful to know which bit index corresponds to the MSB of the actual data and how the HDL corresponds to Sysgen.

 

The answer to that question is that Sysgen generates code as standard_logic_vector(MSB downto LSB).

The most significant bit in this case is bit 31.

AR# 47021
Date Created 03/28/2012
Last Updated 02/18/2015
Status Active
Type General Article
Tools
  • System Generator for DSP - 10.1
  • System Generator for DSP - 10.1 sp1
  • System Generator for DSP - 10.1 sp2
  • More
  • System Generator for DSP - 10.1 sp3
  • System Generator for DSP - 11.1
  • System Generator for DSP - 11.2
  • System Generator for DSP - 11.3
  • System Generator for DSP - 11.4
  • System Generator for DSP - 12.1
  • System Generator for DSP - 12.2
  • System Generator for DSP - 12.3
  • System Generator for DSP - 12.4
  • System Generator for DSP - 13
  • System Generator for DSP - 13.1
  • System Generator for DSP - 13.2
  • System Generator for DSP - 13.3
  • System Generator for DSP - 13.4
  • Less