You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
13.4 System Generator for DSP - Why do I see inccorrect result in hardware when using the CORDIC divider
I am using a CORDIC DIVIDER in my System Generator design.
The Simulink simulation appears to be correct.
However in Hardware it produces the incorrect result.
The problem is due to a known issue in XST 13.4 where hierarchy is not preserved.
To work around the problem, set KEEP_Hierarchy to YES in XST properties and then set the ignore hierarchy property in MAP properties.
Note: this issue will not be resolved in ISE as a work-around exists.
Was this Answer Record helpful?